	Enrollment No:		n:	Exam Seat No:				
	C.U.SHAH UNIVERSITY							
	Summer Examination-2017 Subject Name: Digital VLSI Design							
	Subject	Code:	5TE01DVD1	Branch: M.Tech (VESD)				
	Semeste	er: 1	Date: 30/03/2017	Time: 10:30 To 01:30	Marks: 70			
	Instruct							
	, ,		•	tor and any other electronic in	-			
	(2) Instructions written on main answer book are strictly to be obeyed.(3) Draw neat diagrams and figures (if necessary) at right places.							
	(4)	Assum	e suitable data if neede	ed.				
	SECTION – I							
Q-1	Define the following terms.							
	a. Accumulation in MOS transistor					. ,		
	b.	Deple	tion in MOS transistor					
	c.	OII						
	d.		gation delay					
	e.		hing characteristics					
	f.	V_{IL}						
	g.	V_{OL}						
Q-2		Atten	npt all questions			(14)		
~ -	(a)	Explain Transmission Gate Characteristics TG-based Switch Logic.						
	(b)		e Equation of V _{IH} for C					
				OR				
Q-2	Attempt all questions							
	(a)		in D type Flip Flop usi					
	(b)	Derive	e Equation of V_{TH} for O	CMOS inverter.				
Q-3		Atten	npt all questions			(14)		
~ J	(a)		in RC Delay for CMOS	S and Elmore Delay.		(44)		
	(b)			ng device reduction strategy a	nd show that the power			
	` /	-		device scaled using this techn	-			

OR

Q-3

(14)

- Attempt all questions
 Draw input and output waveforms during high to low transition of output for a CMOS inverter. Derive expression for T_{PHL} . Explain MOSFET Switch Logic in detail. (a)
- **(b)**



SECTION – II

Q-4	Define the following terms.				
	a.	a. Bi-CMOS			
	b.	Pull-up Device.			
	c.	Pass Transistor			
	d.	Pull-down device.			
	e.	TSPC.			
	f.	Pseudo Gate.			
	g.	Define Bi-CMOS.			
Q-5		Attempt all questions			
	(a)	Draw and explain Multiple-Output Domino Logic.	(14)		
	(b)	Explain CMOS SR Flipflop using NAND implementation.			
		OR			
Q-5		Attempt all questions	(14)		
	(a)	Explain in detail Single-Phase Logic using MOS.			
	(b)	Write a note on Pre-charge and Evaluate logic for dynamic logic circuits.			
Q-6		Attempt all questions	(14)		
	(a)	Write a note on NORA Logic.			
	(b)	Explain Logic '0' Transfer for pass transistor.			
		OR			
Q-6		Attempt all Questions	(14)		
	(a)	What is the need of voltage bootstrapping? Discuss Voltage bootstrapping in detail.			
	(b)	Draw and explain Schmitt Trigger Circuits using MOS.			
	` /				

